


	Document ID	Kind Codes	Source	Issue Date	Pa
1	US 20020034097		US-PGPU	20020321	42
2	US 20010019500		US-PGPU	20010906	39
3	US 5835406 A		USPAT	19981110	17



Chevallier et al.

[45] Date of Patent: Nov. 10, 1998

[54] APPARATUS AND METHOD FOR SELECTING DATA BITS READ FROM A MULTISTATE MEMORY

Primary Examiner—David C. Naima  
Assistant Examiner—Huan Hoang  
Attorney, Agent, or Firm—Limbach & Limbach L.L.P.

[75] Inventors: Christophe J. Chevallier, Palo Alto; Vinod C. Lakshmi, Milpitas, both of Calif.

[57] ABSTRACT

An apparatus and method which sequentially selects subsets of data bits read in parallel from an array of memory cells (each cell being operated as a multistate memory device) and sequentially asserts the selected subsets to a data bus. Preferably, the cells are flash memory cells. Preferably, the apparatus includes a sense amplifier circuit, a multiplexer, and circuitry operable to read a number (N) of the cells in parallel, whether the cells are operated as binary or multistate devices. The sense amplifier has N input lines and MN output lines, where M is the number of binary bits in a binary representation of the data read from each cell operated as a multistate device. The multiplexer has MN inputs (each connected to one of the output lines of the sense amplifier circuit), N outputs connected to a data bus having N-M width, and is controllable to output selected N-bit subsets of the MN bits resolved at its MN inputs. Another aspect of the invention is a memory system including such a multiplexer and read/write circuitry operable in a mode to which it writes data to selected cells of the array (leaving each cell in an erased or programmed state) or reads a binary data bit from each of N selected cells, where the read/write circuitry is also operable in another mode in which it writes data to selected cells of the array (leaving each cell in an erased state or a selected one of two or more possible programmed states) or reads data indicative of an ordered set of at least two binary data bits from each of N selected cells.

[21] Appl. No.: 736,380

[22] Filed: Oct. 24, 1996

[31] Int. Cl.<sup>7</sup>: G11C 11/04; G11C 2/00

[52] U.S. Cl.: 365/185.03; 365/158; 365/159.02; 365/230.02

[56] Field of Search: 365/185.03, 159.02, 365/230.02, 205, 108

#### References Cited

##### U.S. PATENT DOCUMENTS

5,043,940 8/1991 Havel ..... 365/268  
5,221,610 8/1993 Nakayama et al. .... 379/5.4  
5,394,362 2/1995 Banks ..... 365/185.01  
5,315,521 1/1996 Kuzuma ..... 365/185.19  
5,571,265 1/1996 Ohsaki et al. .... 365/185.02 X  
5,703,515 10/1998 Thakur et al. .... 365/185.02 X

##### OTHER PUBLICATIONS

Shi-Sung Jung et al., "TP 2.1: A 3.3V 128Mb Multi-Level NAND Flash Memory for Mass Storage Applications," IEEE International Solid-State Circuits Conference, 1996, pp. 22-33.  
Masayoshi Ohtsuka et al., "TP 2.3: A 3.3V 64Mb Flash Memory with FN-NOR Type 4-level Cell," IEEE International Solid-State Circuits Conference, 1996, pp. 35-37.

33 Claims, 4 Drawing Sheets

